Saeidi A, Jazaeri F, Stolichnov I, Ionescu AM (2016)Double-gate negative capacitance MOSFET with PZT gate-stack on ultra-thin body SOI: an experimentally calibrated simulation study of device performance. Conference on Simulation of Semiconductor Devices and Processes, pp 257 Yeung CW et al (2012)Non-hysteretic negative capacitance FET with Sub- 30 mV/dec swing over 106X current range and I ON of 0.3 mA/µm without strain enhancement at 0.3 V VDD. Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy efficient electronic switches. Khan AI, Chatterjee K, Wang B, Drapcho S, You L, Serrao C, Bakaul SR, Ramesh R, Salahuddin S (2015) Negative capacitance in a ferroelectric capacitor. Salahuddin S, Datta S (2008) Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Singh A, Khosla M, Raj B (2019) Design and analysis of dynamically configurable electrostatic doped carbon nanotube tunnel FET. Lahgere A, Sahu C, Singh J (2015)PVT-aware design of dopingless dynamically configurable tunnel FET. Gupta A, Kumar, Raman A (2021)Electrostatic-doped nanotube TFET: proposal, design, and investigation with linearity analysis. 14th International Symposium on the Physical and Failure Analysis of Integrated Circuits, pp 17–25 Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, pp 580–585Īlam M, Kang K, Paul BC, Roy K (2007)Reliability- and process-variation aware design of VLSI circuits. Zhuo C, Sylvester D, Blaauw D (2010) Process variation and temperature-aware reliability management. Seabaugh AC, Zhang Q (2010)Low-voltage tunnel transistors for beyond CMOS logic. IEEE Trans Electron Devices 54(7):1725–1733Ĭhoi WY, Park B-G, Lee JD, Liu T-JK(2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IBM J Res Dev 50(45):339–361īoucart K, Ionescu AM (2007) Double gate tunnel FET with high-k gate dielectric. ![]() Haensch W, Nowak EJ, Dennard RH (2006) Silicon CMOS devices beyond scaling. IEEE Trans Electron Devices 36(3):522–528 Veeraraghavan S, Fossum JG (1989)Short-channel effects in SOI MOSFETs. ![]() Frank DJ, Robert H, Dennard E, Nowak PM, Solomon Y, Taur, Wong H-SP(2001) Device scaling limits of Si MOSFETs and their application dependencies.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |